



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/699,363	10/31/2003	Shin-Hung Yeh	250122-1050	3014

24504 7590 05/04/2006

THOMAS, KAYDEN, HORSTEMEYER & RISLEY, LLP
100 GALLERIA PARKWAY, NW
STE 1750
ATLANTA, GA 30339-5948

EXAMINER

PERVAN, MICHAEL

ART UNIT PAPER NUMBER

2629

DATE MAILED: 05/04/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

DETAILED ACTION

Claim Rejections - 35 USC § 103

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 1 and 7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Matsueda (US 6,873,312) in view of Maekawa (US 6,256,024).

In regards to claim 1, Matsueda discloses (Figures 1, 7 and 11) a digital data driver (2), comprising: a plurality of data lines (17), each transferring first data (data on line D1 at the time of transfer) during a first period (SR1) and second data (data on the line D2 at the time of transfer) during a second period (SR2); a first shift register outputting a first enable signal (SR1) during the first period; a second shift register outputting a second enable signal (SR2) during the second period; and a plurality of transmission controllers (12, 13, 14) coupled to the plurality of data lines respectively, each having first to fourth latches (top right latch is 1, top left is 2, bottom right latch is 3 and bottom left latch is 4); wherein each transmission controller stores the first data and the second data in the second latch and the first latch respectively according to the first enable signal and the second enable signal (col. 8, lines 10-22; first data (D1) goes into latch 2 on SR1 and second data D2 goes into latch 1 on SR2); each transmission controller outputs the first data stored in the second latch to the fourth latch and outputs to a DAC according to a third enable signal (col. 8, lines 23-32; when the LP (3rd and 4th

Art Unit: 2629

enable signal) occurs the data in latch 2 goes to latch 4 and then to the DAC); each transmission controller outputting the second data stored in the first latch to the third latch (col. 8, lines 23-32; when the LP (3rd and 4th enable signal) occurs the data in latch 1 goes to latch 3) and outputs to a second DAC according to a fourth enable signal (col. 8, lines 23-32; when the LP (3rd and 4th enable signal) occurs the data in latch 2 goes to latch 4 and then to the DAC).

Matsueda does not disclose a first inverter and outputting to a second DAC through the first inverter.

Maekawa discloses (Figures 1, 2 and 4) a first inverter (36) and outputting to a second DAC through the first inverter (col. 3, lines 27-33; by the data going through the latch it also goes through the first inverter and is inputted into the DAC).

It would have been obvious at the time of invention to modify Matsueda by incorporating the teachings of Maekawa, data output from a latch (16) through an inverter (36) and input to a DAC (17), by replacing the 3rd latch of Matsueda with the latch of Maekawa because the inverter being part of latch (16) enables the circuit to output rapidly amplified signal having a signal level required to process subsequent circuits (col. 4, lines 57-63).

In regards to claim 7, Matsueda discloses (Figures 1, 7 and 11) a liquid crystal display (1), comprising: a plurality of pixels arranged in a matrix (6); a scan driver (3) turning on each row of pixels arranged in the matrix sequentially; and a digital data driver (2) outputting data to the corresponding pixels, each comprising: a plurality of data lines (17), each transferring first data (data on line D1 at the time of transfer) during

Art Unit: 2629

a first period (SR1) and second data (data on the line D2 at the time of transfer) during a second period (SR2); a first shift register outputting a first enable signal (SR1) during the first period; a second shift register outputting a second enable signal (SR2) during the second period; and a plurality of transmission controllers (12, 13, 14) coupled to the a plurality of data lines respectively, each having first to fourth latches (top right latch is 1, top left is 2, bottom right latch is 3 and bottom left latch is 4); wherein each transmission controller stores the first data and the second data in the second latch and the first latch respectively according to the first enable signal and the second enable signal (col. 8, lines 10-22; first data (D1) goes into latch 2 on SR1 and second data D2 goes into latch 1 on SR2); each transmission controller outputs the first data stored in the second latch to the fourth latch and outputs to a DAC according to a third enable signal (col. 8, lines 23-32; when the LP (3rd and 4th enable signal) occurs the data in latch 2 goes to latch 4 and then to the DAC); each transmission controller outputting the second data stored in the first latch to the third latch (col. 8, lines 23-32; when the LP (3rd and 4th enable signal) occurs the data in latch 1 goes to latch 3) and outputs to a second DAC according to a fourth enable signal (col. 8, lines 23-32; when the LP (3rd and 4th enable signal) occurs the data in latch 2 goes to latch 4 and then to the DAC).

Matsueda does not disclose a first inverter and outputting to a second DAC through the first inverter.

Maekawa discloses (Figures 1, 2 and 4) a first inverter (36) and outputting to a second DAC through the first inverter (col. 3, lines 27-33; by the data going through the latch it also goes through the first inverter and is inputted into the DAC).

It would have been obvious at the time of invention to modify Matsueda by incorporating the teachings of Maekawa, data output from a latch (16) through an inverter (36) and input to a DAC (17), by replacing the 3rd latch of Matsueda with the latch of Maekawa because the inverter being part of latch (16) enables the circuit to output rapidly amplified signal having a signal level required to process subsequent circuits (col. 4, lines 57-63).

Allowable Subject Matter

3. Claims 2-6 and 8-13 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Conclusion

4. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. The prior art (Tanaka US 6,356,223) is deemed relevant since it discusses four latches, two shift registers and DACs. The prior art (Koyama et al US 6,693,616) is deemed relevant since it discusses multiple latches, shift registers and DACs.

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Michael Pervan whose telephone number is (571) 272-0910. The examiner can normally be reached on Monday - Friday between 8am - 5pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amr Awad can be reached on (571) 272-7764. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2629

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

MVP
Apr. 26, 2006

AMR A. AWAD
PRIMARY EXAMINER
